


- Logic-Level Gate Drive
- Surface Mount (IRL1004S)
- Low-profile through-hole (IRL1004L)
- Advanced Process Technology
- Surface Mount
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- Fast Switching
- Fully Avalanche Rated



$$V_{DS} = 40V$$


$$R_{DS(on)} = 0.0065\Omega$$

$$I_D = 110A^{⑥}$$

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRL1004L) is available for low-profile applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, V_{GS} @ 10V	110 ^⑥	A
I_D @ $T_C = 100^\circ C$	Continuous Drain Current, V_{GS} @ 10V	80	
I_{DM}	Pulsed Drain Current ^{①⑤}	450	
P_D @ $T_A = 25^\circ C$	Power Dissipation	3.1	W
P_D @ $T_C = 25^\circ C$	Power Dissipation	150	W
	Linear Derating Factor	1.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy ^{②⑤}	610	mJ
I_{AR}	Avalanche Current ^①	71	A
E_{AR}	Repetitive Avalanche Energy ^①	15	mJ
dv/dt	Peak Diode Recovery dv/dt ^{③⑤}	1.8	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.0	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted,steady-state)**	—	40	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.052	—	V/°C	Reference to 25°C, I _D = 1mA⑤
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	0.0065	Ω	V _{GS} = 10V, I _D = 66A ④
		—	—	0.009		V _{GS} = 4.5V, I _D = 55A ④ T _J = 150°C
V _{GS(th)}	Gate Threshold Voltage	1.0	—	—	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	55	—	—	S	V _{DS} = 25V, I _D = 71A⑤
I _{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	V _{DS} = 40V, V _{GS} = 0V
		—	—	250		V _{DS} = 32V, V _{GS} = 0V, T _J = 150°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 16V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -16V
Q _g	Total Gate Charge	—	—	140	nC	I _D = 71A
Q _{gs}	Gate-to-Source Charge	—	—	230		V _{DS} = 24V
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	—	78		V _{GS} = 4.5V, See Fig. 6 and 13 ④⑤
t _{d(on)}	Turn-On Delay Time	—	14	—		V _{DD} = 15V
t _r	Rise Time	—	230	—		I _D = 71A
t _{d(off)}	Turn-Off Delay Time	—	29	—		R _G = 1.3Ω
t _f	Fall Time	—	35	—		R _D = 0.20Ω, See Fig. 10 ④⑤
L _S	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
C _{iss}	Input Capacitance	—	5000	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	1800	—		V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	—	880	—		f = 1.0MHz, See Fig. 5⑤

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	110⑥	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	450		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _J = 25°C, I _S = 66A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	120	180	ns	T _J = 25°C, I _F = 71A
Q _{rr}	Reverse Recovery Charge	—	450	680	nC	di/dt = 100A/μs ④⑤
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)


② V_{DD} = 15V, starting T_J = 25°C, L = 180μH
R_G = 25Ω, I_{AS} = 71A. (See Figure 12)

③ I_{SD} ≤ 71A, di/dt ≤ 130A/μs, V_{DD} ≤ V_{(BR)DSS},
T_J ≤ 175°C

④ Pulse width ≤ 300μs; duty cycle ≤ 2%.

⑤ Uses IRL3803 data and test conditions.

⑥ Calculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4



** When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS

IRL1004S/L


International
IOR Rectifier


D²Pak Package Outline



Part Marking Information

D²Pak






Part Marking Information

TO-262

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"



Tape & Reel Information

D²Pak

